

31011 U.S. PTO
10/03879
01/02/2002

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10038209	01/02/2002	716	6	2825	Thompson

**APPLICANTS: Rich Marvin; Misra Ashutosh;

**CONTINUING DATA VERIFIED:

NOUE

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

ADJSE

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed

☐ yes ☒ no

35 USC 119 conditions met

☐ yes ☒ no

Verified and Acknowledged Examiner's initials

ATTORNEY DOCKET NO

POU920010165US1

TITLE : Delay correlation analysis and representation for vlt compliant VHDL models

U.S. DEPT. OF COMM./PAT & TM-PTO-426L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drawg.	Figs. Drawg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)